

香港中文大學

The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems Lecture 04: Finite State Machine

Ming-Chang YANG mcyang@cse.cuhk.edu.hk

Recall: Comb. vs. Seq. Circuits (Lec03)

- Combinational Circuit: no memory
 - Outputs depend on the *present* inputs only.
 - Rule: Use either concurrent or sequential statements.
- Sequential Circuit: has memory
 - Outputs depend on *present* inputs and *previous* outputs.
 - Rule: MUST use sequential statements (i.e., process).



Recall: SIPO Shift Register (Lab03)





Can we model a sequential circuit in a more "abstract" way?

Recall: SIPO Shift Register (Lab03)



- Bind the I/O ports and physical pins as following:
 - Input: clk=SW7, reset=SW6, D=SW0
 - Output: Q0~Q3=LD0~LD3 Q(3)Q(2) = Q(1)Q(0)(U21) SW7 (M15) SW6 (H17) SW5 (H18) SW4 (H19) SW3 (F21) SW2 (H22) SW1 (G22) clk reset

How to use a "real" clock?

Outline



- Finite State Machine (FSM)
 - Time Controlling
 - State Maintenance
- FSM Types
- Rule of Thumb: FSM Coding Tips
- FSM Examples
 - Up/Down Counter
 - Pattern Generator
- Use of Real Clock
 - Clock Sources of ZedBoard
 - Clock Divider

Finite State Machine (FSM)



- Finite State Machine (FSM) is an abstract model of a sequential circuit that jumps from one state to another within <u>a finite pool of states</u>.
- Real-life Example of FSM: Traffic light



• Two crucial factors of FSM:

① time controlling and ② state maintenance

① Time Controlling



- Both "wait until" and "if" statements can be used to detect the clock edge (e.g., CLK):
- "wait until" statement:
 - wait until CLK = '1'; -- rising edge
 - wait until CLK = '0'; -- falling edge

• "if" statement:

- if CLK'event and CLK = '1' -- rising edge \int
- if CLK'event and CLK = '0' -- falling edge

OR

- if (rising_edge(CLK)) -- rising edge
- if (falling_edge(CLK)) -- falling edge

When to use "wait until" or "if"? (1/2)

- Synchronous Process: Computes values <u>only on</u> <u>clock edges</u> (i.e., only sensitive/sync. to clock signal).
- Rule: Use "wait-until" or "if" for synchronous process: **process** \leftarrow NO sensitivity list implies that there is one clock signal. begin Usage wait until clk='1'; The *first* statement must be wait until. of "wait until" end process *Note: IEEE VHDL requires that a process with a wait statement must not* have a sensitivity list, and the **first statement** must be **wait until**. **process** $(clk) \leftarrow$ The clock signal must be in the sensitivity list. begin Usage of **if** (**rising_edge**(**clk**)) ← NOT necessary to be the *first* line. "if"

end process

When to use "wait until" or "if"? (2/2)

- Asynchronous Process: Computes values on clock edges or when asynchronous conditions are TRUE.
 - That is, it must be sensitive to the <u>clock signal</u> (if any), and to <u>all inputs that may affect the asynchronous behavior</u>.
 - Rule: Only use "if" for asynchronous process:

Use "if" statement for both sync. and async. processes!

CLK'event VS. rising_edge(CLK) (1/2)

- Both "wait until" and "if" statements can be used to detect the clock edge (e.g., CLK):
- "wait until" statement:
 wait until CLK = '1'; -- rising edge
 wait until CLK = '0'; -- falling edge

• "if" statement:

- if CLK'event and CLK = '1' -- rising edge \int
- if CLK'event and CLK = '0' -- falling edge

OR

- if (rising_edge(CLK)) -- rising edge
- if (falling_edge(CLK)) -- falling edge

CLK'event VS. rising_edge(CLK) (2/2)

• **rising_edge()** function in std_logic_1164 library

FUNCTION rising_edge (SIGNAL s : std_ulogic) RETURN BOOLEAN IS
BEGIN
RETURN (s'EVENT AND (To_X01(s) = '1') AND
(To_X01(s'LAST_VALUE) = '0'));
END;

- It results **TRUE** when there is an edge transition in the signal s, the present value is '1' and the last value is '0'.
- If the last value is something like 'z' or 'u', it returns a **FALSE**.
- The statement (clk'event and clk='1')
 - It results **TRUE** when the there is an edge transition in the clk and the present value is '1'.
 - It does not see whether the last value is '0' or not.

Use rising/falling_edge() with "if" statement!

② State Maintenance

Method 1: Use memory device(s) (e.g., FF)



 Method 2: Form feedback path(s) in a clocked process (i.e., a process triggered by a clock)

Sequential Circuit



② State Maintenance

```
entity Method 1 is -- use D-FF
 port(D, CLK, RST : IN STD LOGIC;
      Q : OUT STD LOGIC );
end Method 1;
architecture Arch of Method 1 is
component DFF ASYNC is
 port(D, clk, reset : in STD LOGIC;
      Q : out STD LOGIC );
end component;
signal din, dout: STD_LOGIC;
begin
 din <= not ( D and dout );
 DFF ASYNC port map(din,CLK,RST,dout);
 Q <= dout; -- output
end Arch;
```



CENG3430 Lec04: Finite State Machine 2021-22 T2

entity Method 2 is -- form feedback path port(D, CLK, RST : IN STD LOGIC; **Q** : OUT STD LOGIC); end Method 2; architecture Arch of Method 2 is signal s: STD LOGIC; -- state begin process(CLK, RST) begin if (RST = '1') then s <= '0'; -- Async. reset s</pre> elsif rising edge(CLK) then $\underline{s} \leftarrow \text{not} (\underline{D} \text{ and } \underline{s}); -- feedback$ end if; end process; -- clocked process Q <= s; -- output

end Arch;

Signal s (i.e., state) forms a feedback path in a clocked process!

- **s** holds for one clock cycle.
- not(D and s) takes effect at the next edge.
- <= here can be treated as a flip-flop!

Outline



- Finite State Machine (FSM)
 - Time Controlling
 - State Maintenance
- FSM Types
- Rule of Thumb: FSM Coding Tips
- FSM Examples
 - Up/Down Counter
 - Pattern Generator
- Use of Real Clock
 - Clock Sources of ZedBoard
 - Clock Divider

FSM Types







- Mealy Machine:
 - Outputs rely on both the present state and inputs.



Example: An FSM that outputs a '0' (resp. to '1') if an even (resp. to odd) number of 1's have been received.

Moore Machine



```
    Moore Machine: Outputs rely on present state only.

  architecture moore arch of fsm is
  signal s: std_logic; -- internal state
  begin
    process (s)
                          Combinational Logic
    begin
      OUTX <= s; -- output
    end process;
    process (CLOCK, RESET)
                             Sequential Logic
    begin
      if RESET = '1' then s <= '0';
      elsif rising edge(CLOCK) then
        s <= INX xor s; -- feedback</pre>
      end if;
    end process;
  end moore arch;
```

Mealy Machine



```
    Mealy Machine: Outputs rely on both state and inputs.

  architecture mealy_arch of fsm is
  signal s: std logic; -- internal state
  begin
    process (s, INX)
                         Combinational Logic
    begin
      OUTX <= INX xor s; -- output
    end process;
    process (CLOCK, RESET)
                             Sequential Logic
    begin
      if RESET = '1' then s <= '0';
      elsif rising edge(CLOCK) then
        s <= INX xor s; -- feedback</pre>
      end if;
    end process;
  end mealy arch;
                                                17
```

Outline



- Finite State Machine (FSM)
 - Time Controlling
 - State Maintenance
- FSM Types
- Rule of Thumb: FSM Coding Tips
- FSM Examples
 - Up/Down Counter
 - Pattern Generator
- Use of Real Clock
 - Clock Sources of ZedBoard
 - Clock Divider

Rule of Thumb: FSM Coding Tips



- ① Maintain the internal state(s) explicitly
- **②** Separate combinational and sequential logics
 - Write <u>at least</u> two processes: one for <u>combinational logic</u>, and the other for <u>sequential logic</u>
 - Maintain the internal state(s) using a sequential process
 - Drive the output(s) using a combination process
- **③ Keep every process as simple as possible**
 - Partition a large process into multiple small ones
- ④ Put every signal (that your process must be sensitive to its changes) in the sensitivity list.
- **S** Avoid assigning a signal from multi-processes
 - It may cause the "multi-driven" issue.



Outline



- Finite State Machine (FSM)
 - Time Controlling
 - State Maintenance
- FSM Types
- Rule of Thumb: FSM Coding Tips
- FSM Examples
 - Up/Down Counter
 - Pattern Generator
- Use of Real Clock
 - Clock Sources of ZedBoard
 - Clock Divider

FSM Example 1) Up/Down Counter (1/3)

• **Up/Down Counter**: Generates a sequence of up/down counting patterns.

```
begin
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.Numeric Std.ALL;
entity counter is
                                       begin
  port(
  CLK: in std_logic;
  RESET: in std logic;
  COUNT: out std logic vector
         (3 downto 0));
end counter;
architecture counter arch of counter
is
signal s: std_logic_vector(3 downto
0) ) := "0000"; -- state
```

process(CLK, RESET) Sequential
begin Logic
if(RESET = '1') then s <= "0000";
else
if(rising_edge(CLK)) then
 s <= std_logic_vector(
 unsigned(s)+1); -- feedback
 end if;
end if;
end process;</pre>

Combinational Logic

COUNT <= s; -- Moore Machine

```
end counter_arch;
```

FSM Example 1) Up/Down Counter (2/3)

use IEEE.Numeric_Std.ALL;

signal s: std_logic_vector(3 downto 0)) := "0000"; -- state

<u>s</u> <= std_logic_vector(unsigned(<u>s</u>)+1); -- feedback

- A std_logic_vector is merely a collection of std_logic.
 The individual positions have no predefined meaning.
- The IEEE NUMERIC_STD package includes overloading functions for data types that are more convenient to use.
 - Such as unsigned/signed types and integer type.
- VHDL is a strongly-typed language.
 - Signals of different types CANNOT be assigned to each other without using type casting/conversion.

FSM Example 1) Up/Down Counter (3/3)



Remember to "use IEEE.Numeric_Std.ALL"!

Class Exercise 4.1

Student	ID:
Name:	

Date:

 Complete the counter FSM by filling in the missing line if the state is declared as an unsigned type:

begin

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.Numeric_Std.ALL;
entity counter is
  port(
 CLK: in std_logic;
 RESET: in std_logic;
 COUNT: out std logic vector
         (3 downto 0));
end counter;
architecture counter arch of counter
is
signal s: unsigned(3 downto 0) :=
"0000"; -- state
```

Combinational Logic

```
end counter_arch;
```

Class Exercise 4.2

Student	ID
Name:	

Date:

 Complete the counter FSM by filling in the missing line if the state is declared as an integer type:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.Numeric_Std.ALL;
entity counter is
  port(
  CLK: in std_logic;
  RESET: in std logic;
  COUNT: out std_logic_vector
         (3 downto 0));
end counter;
architecture counter_arch of counter
is
signal s: integer range 0 to 15
          := 0; -- state
begin
CENG3430 Lec04: Finite State Machine 2021-22 T2
```

process(CLK, RESET) Sequential
begin Logic
if(RESET = '1') then s <= "0000";
else
if(rising_edge(CLK)) then
 <u>s <= s + 1; -- feedback
end if;
end if;
end if;
end process;</pre></u>

Combinational Logic

```
end counter_arch;
```

Integer Type



- An integer type can be defined with or without specifying a range.
 - If a range is not specified, VHDL allows integers to have a minimum rage of

-2,147,483,647 *to* 2,147,483,647

 $-(2^{31}-1)$ to (231-1)

- Or a range can be specified, e.g.,

signal int: integer range 0 to 255;

FSM Example 2) Pattern Generator (1/2)

- Pattern Generator: Generates any pattern we want.
- Given the following machine of 4 states: **A**, **B**, **C** and **D**.



- The machine has an asynchronous **RESET**, a clock signal **CLK**, and a 1-bit synchronous input signal **INX**.
- The machine also has a 2-bit output signal **OUTX**.

FSM Example 2) Pattern Generator (2/2)

```
library IEEE;
use IEEE.std logic 1164.all;
entity pat gen is port(
RESET,CLOCK,INX: in STD LOGIC;
OUTX: out STD LOGIC_VECTOR(1
downto 0));
end pat_gen;
architecture arch of pat_gen is
type state_type is (A,B,C,D);
signal s: state_type; -- state
begin
process(CLOCK, RESET) Sequential
                            Logic
begin
  if RESET = '1' then
    s <= A;
  elsif rising_edge(CLOCK) then
    -- feedback
    case s is
    when A = >
      if INX = '1' then s <= A;
      else s <= B; end if;</pre>
```

```
when B = >
      if INX = '1' then s <= D;
      else s <= C; end if;
    when C =>
      if INX = '1' then s <= C;
      else s <= A; end if;
    when D = >
      if INX = '1' then s <= C;
      else s <= A; end if;</pre>
    end case;
  end if;
end process;
process(s)
                 Combinational
begin
                           Logic
  case s is
    when A => OUTX <= "01";
    when B => OUTX <= "11";
    when C => OUTX <= "10";
    when D \Rightarrow OUTX <= "00";
  end case;
end process; -- Moore Machine
end arch;
```

Enumeration Type



- An enumeration type introduces abstraction into circuits by allowing users defining a list of values.
 - Example:

type colors is (RED, GREEN, BLUE);
signal my_color: colors;

- An enumerated type is ordered.
 - The order in which the values are listed in the type declaration defines their relation:

Each values is greater than the one to the left, and less than the one to the right.

- Example: a comparison can be:

my_color > RED and my_color < BLUE</pre>

Student ID: _____ Date: **Class Exercise 4.3** Name: INX OUTX 0 / 0 Complete the Mealy FSM that 1/0 1/0recognizes sequence "10": **S**0 **S1** architecture arch of mealy fsm is type state_type is (S0, S1); reset 0/1 signal s: std_logic; -- state when S1 =>begin if $INX = \frac{10}{100}$ then process(CLK, RESET) -- seq begin s <= <mark>S0</mark>; -- feedback if(RESET = '1') then $s \ll S0$; else else s <= **S1**; -- feedback if(rising_edge(CLK)) then end if; case **s** is end case; when SO =>end if; if **INX** = '1' then end if; s <= S1; -- feedback end process;</pre> else **OUTX** <= '1' when(s=__ and INX=__) else '0'; -- Mealy s <= **S0**; -- feedback end if; end arch;

Outline



- Finite State Machine (FSM)
 - Time Controlling
 - State Maintenance
- FSM Types
- Rule of Thumb: FSM Coding Tips
- FSM Examples
 - Up/Down Counter
 - Pattern Generator
- Use of Real Clock
 - Clock Sources of ZedBoard
 - Clock Divider

Clock Sources on ZedBoard (1/2)



- PS subsystem uses a dedicated 33.3333 MHz clock source with series termination.
 - IC18, Fox 767-33.333333-12
- PS subsystem can generate up tc four phase-locked loop (PLL) based clocks for the PL system.

Programmable Logic

- An on-board 100 MHz oscillator supplies the PL subsystem clock input on bank 13, pin Y9.
 - IC17, Fox 767-100-136

http://zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf https://www.electronics-tutorials.ws/oscillator/oscillators.html





Clock Sources on ZedBoard (2/2)



 To use the on-board 100 MHz clock input on bank 13, pin Y9, you need to include the following in your XDC constraint file:

set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property PACKAGE_PIN Y9 [get_ports clk]
create_clock -period 10 [get_ports clk]

Note:

- The constraint **-period 10** is only used to inform the tool that clock period is 10 ns (i.e., 100 MHz).
- The constraint -period 10 is **NOT** used specify or generate a different clock period from a given clock source.

http://zedboard.org/content/changing-frequency-clock-using-createclock

Clock Divider (1/2)



- In practice, we often need clocks of different rates.
- Example: How to create a 1 KHz clock from the onboard 100 MHz oscillator (clk)?



Clock Divider (2/2)

- Trick: If we make a counter (count) that counts n cycles, then we can generate a pulse (ms_pulse) when the counter is at any particular value n.



Class Exercise 4.4

Student	ID:
Name:	

Date:

 Complete the code that creates a 50 Hz clock from the on-board 100 MHz oscillator (clk):



Generating Multi-Clocks (1/2)



• Method 1: Create entity/process for each of clocks

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
use IEEE.Numeric Std.all;
entity clk_1hz is
  port( clk : in std_logic;
        clk out : out std logic );
end clk 1hz;
architecture arch clk 1hz of clk 1hz is
  signal pulse : std_logic := '0';
  signal count : integer := 0;
begin
  process (clk)
  begin
    if rising_edge(clk) then
      if (count = (50000000 - 1)) then
        pulse <= not pulse;</pre>
        count <= 0; -- reset count
      else
        count <= count + 1;
      end if;
    end if;
  end process;
  clk out <= pulse;</pre>
end arch clk 1hz;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
use IEEE.Numeric Std.all;
entity clk_4hz is
  port( clk : in std_logic;
        clk out : out std logic );
end clk 4hz;
architecture arch clk 4hz of clk 4hz is
  signal pulse : std_logic := '0';
  signal count : integer := 0;
begin
  process (clk)
  begin
    if rising edge(clk) then
      if (count = (12500000 - 1)) then
        pulse <= not pulse;</pre>
        count <= 0; -- reset count
      else
        count <= count + 1;
      end if;
    end if;
  end process;
  clk out <= pulse;</pre>
end arch clk 4hz;
```

Drawback: Most of the codes are redundant!

Generating Multi-Clocks (2/2)



Method 2: Use generic

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
use IEEE.Numeric Std.all;
entity generic_ex is
  port( clk : in std_logic );
end generic ex;
architecture arch_generic_ex of generic_ex is
  signal clk_1, clk_4 : std_logic;
  component clock divider is
    generic (N : integer);
    port( clk : in std logic;
          clk out : out std logic );
  end component;
begin
  clk 1hz: clock divider
           generic map (N => 5000000)
           port map(clk, clk_1);
           -- instantiation
  clk 4hz: clock divider
           generic map(N => 1250000)
           port map(clk, clk 4);
           -- instantiation
end arch generic ex;
```

library IEEE; use IEEE.STD LOGIC 1164.all; use IEEE.Numeric Std.all; entity clock divider is generic (N : integer); port(clk : in std logic; clk out : out std logic); end clock divider; architecture arch_clock_divider of clock divider is signal pulse : std logic := '0'; signal count : integer := 0; begin process (clk) begin if rising_edge(clk) then if (count = (N - 1)) then pulse <= not pulse;</pre> count <= 0; -- reset count</pre> else count <= count + 1;end if; end if; end process; clk out <= pulse;</pre> end arch clock divider;

generic: Key to Parameterized Entity

- In VHDL, you can create a "parameterized entity" by including a **generic** clause that lists all supported parameters (i.e., **generics**) in the entity declaration.

generic (PARA_NAME: <type> [:= <value>]);

- Note: Default values are optional for generics and can be given in the entity declaration or the component declaration.
- You can then instantiate a parameterized entity with a component instantiation statement in a similar way as instantiating an unparameterized entity.
 - Generics can be set (via **generic map**) in the instantiation.

generic map (PARA_NAME => <value>)

Summary



- Finite State Machine (FSM)
 - Time Controlling
 - State Maintenance
- FSM Types
- Rule of Thumb: FSM Coding Tips
- FSM Examples
 - Up/Down Counter
 - Pattern Generator
- Use of Real Clock
 - Clock Sources of ZedBoard
 - Clock Divider